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In  this  paper,  we  have  studied  a  double  gate  nanoscale  MOSFET  for  various  channel  materials  
using simulation approach. The device metrics considered at the nanometer scale are subthreshold swing 
(SS), drain induced barrier lowering (DIBL), on and off current, carrier injection velocity (vinj), etc. The 
channel materials studied are Silicon (Si), Germanium (Ge), Gallium Arsenide (GaAs), Zinc Oxide (ZnO), 
Zinc Sulfide (ZnS), Indium Arsenide (InAs), Indium Phosphide (InP) and Indium Antimonide (InSb). The 
results suggest that InSb and  InAs  materials have highest Ion  and lowest Ioff values when used in the 
channel of the proposed MOSFET. Besides, InSb has the highest values for Ion / Ioff ratio, vinj, transcon-
ductance (gm) and improved short channel effects (SS = 59.71 and DIBL = 1.14, both are very close to ideal 
values). More results such as effect of quantum capacitance verses gate voltage (Vgs), drain current (Ids) vs. 
gate voltage and drain voltage (Vds), ratio of transconductance (gm) and drain current (Id) vs. gate voltage, 
average velocity vs. gate voltage and injection velocity (Vinj) for the mentioned channel materials have been 
investigated. Various results obtained indicate that InSb and InAs as channel material appear to be suita-
ble for high performance logic and even low operating power requirements for future nanoscale devices as 
suggested by latest ITRS reports. 
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1.  INTRODUCTION 
 
There is considerable interest these days in explor-
ing the use of alternative channel materials in ballistic 
nanoscale MOSFETs. New materials in the channel in 
place  of  silicon  reduce series  resistance,  enhance  on-
current  and  improve transport properties.  ITRS 2003 
predicts that novel MOSFETs with  gate lengths up to 
9 nm will be produced by 2016. It is expected that novel 
MOSFETs will be operated near ballistic scale because 
the channel length of MOSFETs will be comparable to 
or shorter than the mean free path of a carrier [1-3]. 
Beyond that we need to have high k dielectric materials 
as replacement for silicon dioxide. Si-SiO2 has excellent 
interface properties, but silicon has poorest transport 
properties like mobility and diffusion constant. Results 
show  much  higher  electron  mobility  than  Si  if  InSb 
(Indium Antimonide) is used as channel material and it 
provides  50 % performance improvement and up to 10x 
power  reduction.  InSb  is  an  interesting  material  be-
cause of its high electron mobility appropriate for high 
speed transistors [4] and Hall-effect devices. Its narrow 
band gap is also suitable for the infrared applications. 
InSb  can  directly  be  grown  on  Si  substrate  without 
insertion of buffer layer and leakage current between 
InSb and Si Substrate is very small [5]. 
A Double-Gate (DG) MOSFET as shown in Fig. 1, 
offers distinct advantage for scaling to have improved 
gate-channel control for reducing of short-channel ef-
fects (SCEs). Since all the drain field lines are not able 
to reach the source [6], the gate oxide has a lower die-
lectric constant than Si (assuming the oxide is SiO2) 
due to ultra thin body. Because of its greater resilience 
to SCEs and greater gate channel control, the physical 
gate  thickness  can  be  increased (compared  to planar 
MOSFET). Thus, it also brings along reduced leakage 
currents  (gate  leakage  as  well  as  S/D  leakage).  DG-
MOSFET is one of the promising technologies for tran-
sistor design. To accommodate future technology nodes, 
transistor dimensions have to be reduced which leads 
to several disadvantages in transistor function. By us-
ing double-gate transistors many of these problems can 
be resolved to give efficient circuit performance [7]. 
 
 
 
Fig. 1 – Cross section of a generic planar DG n-MOSFET 
 
In  a  truly  ballistic  transistor,  the  on-current  per 
unit device width (Ion) is given by the inversion density 
Ninv times the average injection velocity vinj at the vir-
tual source. Hence, the ballistic current depends on the 
transport masses, on the number of valleys in the two-
dimensional (2-D) Brillouin zone, and on the transport 
direction with respect to the principal axes of the val-
leys. In other words, the ballistic current is affected by 
the channel material, the wafer orientation (that sets 
the quantization direction normal to the semiconduc-
tor-dielectric interface), and by the channel direction in  
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the transport plane. Ion is given in terms of technologi-
cal and channel material parameters by the following 
expression: 
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where nν is the valley degeneracy, while mL and mw are 
the  effective  masses  in  the  direction  of  the  channel 
length and width, respectively. The expression given in 
(1) suggests that the maximum Ion is obtained for the 
smallest  transport  masses  and  valley  degeneracy, 
hence,  for  III–V  materials  such  as  GaAs,  InP,  InAs, 
InSb etc. 
A high mobility channel material has high injection 
velocity to increase the on-state current and it also re-
duces  delay.  Currently,  strained-Si  is  the  dominant 
technology  for  high  performance  MOSFETs  and  in-
creasing the strain provides a viable solution to scaling. 
Due to their extremely small transport mass leading to 
high injection velocity (vinj), III-V compounds appear to 
be very attractive candidates as channel materials for 
highly scaled n-MOSFETs [8]. However, III-V materi-
als  have  many  significant  and  fundamental  issues, 
which may prove to be severe bottlenecks to their im-
plementation.  Although  their  small  transport  mass 
leads to high vinj, III-V materials have a low density of 
states (DOS) in the Γ-valley, tending to reduce the in-
version  charge (Qinv)  and  hence  reduce  drive  current 
[9, 10]. Furthermore, the small direct band gaps of Ge 
and III-V materials inherently give rise to very large 
band to band tunneling (BTBT) leakage current com-
pared to Si. Despite of low inversion charge (Qinv), due 
to  their  large  injection  velocity  (vinj),  III-V  materials 
like InAs, InSb and InP can have larger drive current 
than Si up to 80 %. The Ioff, BTBT in Ge, InAs, GaAs 
and InSb can be reduced by over ~ 1000X by scaling. 
III-V  materials  have  significantly  smaller  effective 
mass and higher electron mobility compared to Si and 
Ge. Due to the increasing electric-fields in the channel 
and the smaller bandgap as shown in Fig. 2, the BTBT 
leakage  current  can  become  excessive  and  can  ulti-
mately  limit  the  scalability  of  high  mobility  channel 
materials [8, 11, 12]. 
 
 
 
Fig. 2 – Tradeoffs  between effective mass, bandgap,  and die-
lectric constant in semiconducting materials 
 
In this paper, we have made a comparative study by 
using different  channel materials  like  Ge,  ZnO,  ZnS, 
GaAs, InP, InAs and InSb in place of silicon. Various 
simulation results obtained suggest that InAs and InSb 
have many advantages that make them suitable to use 
as channel material in future nanoscale MOSFETs. 
 
Table 1 – Properties  of  various  important  channel  materials 
used 
 
  Compound Semiconductors 
  Si  Ge  InP  GaAs  InAs  InSb 
Effective Mass  0.19  0.82  0.077  0.063  0.028  0.014 
Electron 
mobility(µs) 
Cm2 / v-s 
1450  3900  5900  9200  33000 77000 
Band Gap (eV)  1.12  0.66  1.34  1.42  0.35  0.17 
Lattice  
Constant(Å) 
5.43  5.65  5.86  5.65  6.05  6.47 
Valley degeneracy  2  1  1  1  1  1 
 
2.  SIMULATION DETAILS 
 
In order to examine the ballistic transport properties 
of a nanoscale MOSFET, the simulation and modeling in 
this paper was achieved through FETToy. 2.0 is a nu-
merical simulator which uses a set of Matlab scripts to 
calculate  ballistic  I-V  characteristics  for  conventional 
single- and double-gate geometry MOSFETs, nanowire 
MOSFETs,  and  carbon  nanotube  MOSFETs  based  on 
the Natori (or “top-of-the-barrier”) approach [13]. 
 
Table 2 – Input parameter used for different channel materi-
als 
 
S. No.  Input Parameters  Value 
1  tins  5 nm 
2  kins  3.9 
3  T  300 K 
4  Vth  0.32 eV 
5  αG  1.00 
6  αD  0 
 
3.  RESULTS AND DISCUSSION 
 
3.1  Ids – Vds Characteristics 
 
Fig. 3 show Ids-Vds plots at constant Vgs = 1 volt and 
tins = 5 nm for different channel materials. Exact satu-
ration occurs around 0.083 volts to 0.58 volts for all the 
channel materials. Ge and ZnS get saturated almost at 
the same voltage of 0.083 volts, ZnO and Si gets satu-
rated  at  0.16 volts,  InP  and  GaAs  are  saturated  
 
 
 
Fig. 3 – Variations  of  Drain  current  and  Drain  voltage  for 
different channel materials  
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between  0.25  to  0.333 volts.  InAs  gets  saturated  at 
0.41 volts and finally InSb get saturated at 0.58 volts. 
InAs and InSb have higher saturation current around 
3.56 mA/µm. Ge, ZnO, ZnS and Si curves saturate at 
low drain current and drain voltage. On the whole this 
figure indicates that III-V materials have more current 
density as compared to Si and Ge, which is highly de-
sired for channel material. 
 
3.2  Ids – Vgs Characteristics 
 
Fig. 4 shows the Ids versus Vgs curves at constant 
Vds of 1 volt and tins of 5 nm for different channel mate-
rials. InAs and InSb shows higher drain current but it 
requires lower threshold voltage, thus it is not possible 
 
 
 
Fig. 4 – Variations of Drain current and gate voltage for dif-
ferent channel materials 
 
to  suppress  subthreshold  effects  and  quantum  con-
finement cannot be achievable. Therefore, germanium 
and silicon with strained and unstrained materials are 
preferable  for  given  threshold  voltage  and  optimum 
drain current. Higher channel leakage current is possi-
ble in InAs and InSb so that we can use stained InSb 
and strained InAs in place of unstrained materials. 
 
3.3  Quantum capacitance w. r. t. gate voltage 
 
Fig. 5 shows that all channel materials have similar 
quantum capacitance verses gate voltage behavior. The 
device can be operated at quantum capacitance limit  
 
 
Fig. 5 – Variations of Quantum Capacitance and gate voltage 
for different channel materials 
when its gate capacitance is considerably higher than 
quantum  capacitance.  To  know  device  operation  at 
QCL limit, value of quantum capacitance at inversion, 
depletion and accumulation regions, and the study of 
Qc – Vg curves are drawn. For InAs at low voltage (up to 
Vg = 0.166 volts)  quantum  capacitance  remains  con-
stant i.e. 2.50 nf / cm2. There is linear relationship be-
tween  quantum  capacitance  and  drain  voltage  up  to 
Vg = 0.5 volt and finally its get saturated. Qc – Vg curve 
of Silicon has low quantum capacitance of 0.32 nf / cm2 
with  threshold  voltage  around  0.166 volts.  But  InAs 
and InSb have well defined accumulation and inversion 
regions  with  higher  threshold  voltage  due  its  higher 
gate  capacitance  and  quantum  capacitance  of 
2.5 nf/cm2. 
 
3.4  gm / Id w. r. t. gate voltage 
 
Fig. 6 shows (gm / Id) variations w. r. t. gate voltage 
at constant drain voltage (Vds = 1 volt) and gate oxide 
thickness (tins = 5 nm) for different channel materials. 
In this graph, we can see that as the Vgs increases the 
gm / Id decreases, in other words, the transconductance 
of the device (gm) decreases for the current polarization 
by governing the equation, gm = Id / Vgs. In this figure, 
for  InSb  gm / Id  ratio  remains  constant  up  to 
Vgs = 0.166 volts and after that it decreases and follows 
almost polynomial equation of the order 6. As we know  
the maximum performance can be obtained when the 
value  of  gm / Id  ratio  is  the  largest.  InSb  and  InAs 
shows higher transconductance efficiency than the oth-
er channel materials in DG n-MOSFET. 
 
 
 
Fig. 6 – Variations  of  gm / Id  and  gate  voltage  for  different 
channel materials 
 
3.5  Average velocity w. r. t. gate voltage 
 
Fig. 7 shows average velocity variations w. r. t. gate 
voltage at constant drain voltage (Vds = 1 volt) and gate 
oxide thickness (tins = 5 nm) for different channel mate-
rials. In this figure, when no gate voltage (Vgs = 0 volt) 
is  applied  the  average  velocity  of  InSb  is  maximum 
because it has less effective mass as compare to other 
channel materials. For a certain change in gate voltage 
the average velocity approaches to zero. It means gate 
voltage does not affect average velocity. 
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Fig. 7 – Variations  of  Average  velocity  and  gate  voltage  for 
different channel materials 
 
Fig. 8 – Variations of Current (Ion & Ioff) with different chan-
nel materials at various oxide thicknesses 
 
 
 
 
Fig. 9 – Variations  of  Transconductance  (gm)  with  different 
channel materials at various oxide thicknesses 
 
Fig. 10 – Variations of Output conductance (gd) with different 
channel materials at various oxide thicknesses 
 
 
 
Fig. 11 – Variations of Carrier injection velocity with different 
channel materials at various oxide thicknesses 
 
4.  CONCLUSIONS 
 
On the basis of various results obtained using simu-
lation approach, we conclude the following: 
 Indium Arsenide has highest Ion (3.65 × 103 nA / nm 
and 4.33 × 103 nA / nm) and lowest Ioff as compared to 
other  channel  materials  at  gate  insulator  thickness 
(tins) = 5 nm  and  3.5 nm  resp.  whereas  at  other  gate 
oxide thickness GaAs has highest Ion. 
 InAs  has  highest  transconductance  (gm)  as  com-
pared  to  other  channel  materials  for  gate  insulator 
thickness  (tins) = 5 nm  and  3.5 nm  whereas  at  other 
gate  oxide  thickness  GaAs  has  highest transconduct-
ance. 
 InSb has highest output conductance (gd) at differ-
ent values of oxide thickness. Higher transconductance 
means  gate  has  more  control  over  the  charge  in  the 
channel. 
 Carrier injection velocity of InSb and InAs is bigger 
as compared to other channel materials. It means the 
mobility of charge carrier in these materials is higher 
due to which they give higher Ion. 
 Finally, InAs has threshold swing of 59.70, highest 
Ion,  highest  transconductance,  as  well  as  maximum 
carrier mobility. III-V compound materials show better 
performance than other channel materials (II-VI, Ge, 
Si etc.) when used in DGMOSFET. 
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